



# Baseband TIA Design Using Inversion Coefficient MOSFET Model in CMOS 28nm

Léo Lançon<sup>1,2</sup>, Hugo Vallée<sup>2</sup>, Gilles Montoriol<sup>2</sup>,  
Fabien Brunelli<sup>2</sup>, Thierry Taris<sup>1</sup>

<sup>1</sup>IMS Laboratory, Bordeaux, <sup>2</sup>NXP Semiconductors France, Toulouse

# Outline



General Context

Inversion Coefficient Model

Circuit Analysis


Design Space Exploration

Post-Layout Simulations

Conclusion


# Radar Receiver Context

- Challenges of the radar receiver :




Transimpedance Gain	Bandwidth	Input impedance	Input ref. noise	ICP1	$I_{DC}$
1,5 kΩ	50 MHz	< 100 Ω	< 1e <sup>-22</sup> A <sup>2</sup> /Hz	> 0,5 mA	10 mA


# Design Method Strategy




# Design Method Strategy



# Design Method Strategy



# Design Method Strategy



# Outline



General Context

Inversion Coefficient Model

Circuit Analysis

Design Space Exploration

Post-Layout Simulations


Conclusion

Techno.

Circuit

Design

PLS



# Charge based model


- Inversion Coefficient (IC) = measure of the inversion level in the channel

$$I_D = IC \cdot I_{spec} = IC \cdot I_{spec\_sq} \cdot \frac{W}{L}$$

- Bias condition
- Technology
- Transistor size

- With :  $I_{spec\_sq} = 2n\mu_n C_{ox} U_T^2$


$$U_T = kT/q$$



# Small Signal Model

$-g_m(IC, W, L, techno)$   
 $-g_{ds}(IC, W, L, techno)$

Active




Technological parameters (extracted once)

Active	---	---
$I_{spec\_sq}, \lambda_c$		
$n, \sigma_d$		

# Small Signal Model

- $-g_m(IC, W, L, techno)$
  - $-g_{ds}(IC, W, L, techno)$
- }
- Active
- 
- $-C_{gd}(W, L, techno)$
  - $-C_{gs}(W, L, techno)$
  - $-C_{bd}(W, L, techno)$
- }
- Passive




Technological parameters (extracted once)

**Passive**

$C_{(gs+gb)_{sq}}, C_{(gs+gb)_l}$   
 $C_{gd_l}, C_{gd_{sq}}, C_{bd_l}$

# Small Signal Model

- $-g_m(IC, W, L, techno)$
  - $-g_{ds}(IC, W, L, techno)$
- }
- Active
- 
- $-C_{gd}(W, L, techno)$
  - $-C_{gs}(W, L, techno)$
  - $-C_{bd}(W, L, techno)$
- }
- Passive
- 
- $-i_{nD}^2(g_m, techno)$
- }
- Noise




**Technological parameters (extracted once)**


	Noise
	$\alpha_{\gamma_n}$ (short channel)
	$\gamma_n$ (long channel)

# Small Signal Model

- $-g_m(IC, W, L, techno)$
  - $-g_{ds}(IC, W, L, techno)$
- }
- Active
- 
- $-C_{gd}(W, L, techno)$
  - $-C_{gs}(W, L, techno)$
  - $-C_{bd}(W, L, techno)$
- }
- Passive
- 
- $-i_{nD}^2(g_m, techno)$
- }
- Noise



Technological parameters (extracted once)		
Active	Passive	Noise
$I_{spec\_sq}, \lambda_c$	$C_{(gs+gb)_{sq}}, C_{(gs+gb)_l}$	$\alpha_{\gamma_n}$ (short channel)
$n, \sigma_d$	$C_{gd_l}, C_{gd_{sq}}, C_{bd_l}$	$\gamma_n$ (long channel)




Design parameters
<b>W, L</b> (transistor size)
<b>IC</b> (bias condition)
<b>Only 3 !!</b>


# Model Validation




Gate length = 180 nm



Gate length = 360 nm



# Design Method



- $I_{spec\_sq}, \lambda_c, C_{gd_l}, C_{(gs+gb)\_sq}, I_{nD}^2 \dots$

# Outline



General Context

Inversion Coefficient Model

Circuit Analysis

Design Space Exploration

Post-Layout Simulations

Conclusion

Techno.


Circuit

Design

PLS


# TIA Topology

- General TIA structure : Shunt-shunt amplifier




# TIA Topology

- General TIA structure : Shunt-shunt amplifier
  - Current reuse with  $R_{fb}$




# TIA Topology

- General TIA structure : Shunt-shunt amplifier
  - Current reuse with  $R_{fb}$
  - Differential



# TIA Topology


- General TIA structure : Shunt-shunt amplifier
  - Current reuse with  $R_{fb}$
  - Differential
  - Common mode feedback compensation



# TIA Circuit Analysis

- $A_0 = g_{m,eq} \cdot Z_{out}$        $A_0 \gg 1$
- $Z_{out} = \frac{1}{g_{ds,eq} + j\omega(C_{bd,eq} + C_L) + \frac{1}{R_L} + \frac{1}{R_{Fb}}}$
- $R_{IN} = R_{Fb} \cdot \frac{1}{1+A_0}$        $R_{IN} \ll R_{Fb}$
- $R_T = -(R_{Fb}/j\omega C_{gd,eq}) \frac{A_0}{1+A_0}$        $R_T \approx R_{Fb}$
- $i_{n,in}^2 = \frac{v_{n,out}^2}{A_0^2 \cdot Z_{IN}^2} = \frac{4kT \left( \gamma_n g_{m,eq} + \frac{1}{R_{Fb}} \right) \cdot Z_{out}^2}{A_0^2 \cdot Z_{IN}^2}$       Few % of total noise

$$X_{eq} = X_n + X_p$$




# TIA Circuit Analysis





- $$g_{m_n}(IC_n, L_n, W_n), g_{m_p}(IC_p, L_p, W_p) \dots$$

$$X_{eq} = X_n + X_p$$



# Design Method



- $I_{spec\_sq}, \lambda_c, C_{gdl}, C_{(gs+gb)}_{sq}, I_{nD}^2, \dots$



- $A_0(IC_n, L_n, \dots), R_T(IC_n, L_n, \dots), \dots$

# Outline



General Context

Inversion Coefficient Model

Circuit Analysis

Design Space Exploration

Post-Layout Simulations

Conclusion

Techno.

Circuit

Design


PLS



# Exploring the Design Space


- Simulated characteristics vs IC and W:

① Specs on  $R_{IN}$  ( $< 100 \Omega$ ) and  $R_T$  ( $> 1,5 k\Omega$ ):  $\rightarrow A_0 > 25 dB$





# Exploring the Design Space

- Voltage gain vs IC and L :
- $A_0$  trade-offs :
  - ① Target value of min. 25 dB.




# Exploring the Design Space

- Voltage gain vs IC and L :  
② Limit IC to avoid excessive current consumption.




# Exploring the Design Space

- Voltage gain vs IC and L :
- $A_0$  trade-off :
  - ① Target value of min. 25 dB.
  - ② Limit IC to avoid excessive current consumption.
  - ③ L high enough to avoid excessive flicker noise.



# Exploring the Design Space

- Voltage gain vs IC and L :
- $A_0$  trade-off :
  - ① Target value of min. 25 dB.
  - ② Limit IC to avoid excessive current consumption.
  - ③ L high enough to avoid excessive flicker noise.
  - ④ Minimum L to limit size.





# Exploring the Design Space




QUEBEC CITY  
**NEWCAS**  
2022

- Simulated characteristics vs IC and L :
  - Noise comply with the specification.



# Design Method



# Outline



General Context

Inversion Coefficient Model

Circuit Analysis

Design Space Exploration

Post-Layout Simulations

Conclusion




Techno.

Circuit




Design

PLS




# Post-Layout Simulations



# Post-Layout Simulations



# Post-Layout Simulations




# Model vs Simulations



	Model	Post-Layout Simulations	Specifications
$A_0$ ( $dBv$ )	36	33.8	
$R_T$ ( $dB\Omega$ )	65	65.1	63.5
$BW$ (MHz)	N/A	80	50
$R_{IN}$ ( $\Omega$ )	56	74	< 100
$I_{n,in}$ ( $yA^2.Hz^{-1}$ )	20	53/17*	< 100
$A_{0,cm}$ ( $dBv$ )	6	6.2	N/A
$V_{DD}$ (V)	N/A	1.8	1,8
$I_{DC}$ (mA)	N/A	7.4	10

\*@ 1 MHz/@ 10 MHz

# Design Method



# Outline



General Context

Inversion Coefficient Model

Circuit Analysis

Design Space Exploration

Post-Layout Simulations

Conclusion

# Conclusion

- TIA designed for automotive radar applications.
- TIA design method highlights the topology trade-offs.
- Design method covers all inversion zones.
- Design method can be used to compare topologies or technologies.

