

Beyond NVDIMM: Future Interfaces for Persistent Memory

Stephen Bates, Microsemi

Focused Markets and Applications Solving the Difficult Problems

Aerospace and Defense 26% of Revenue	Communications 38% of Revenue	Data Center 21% of Revenue	Industrial 15% of Revenue				
Military Communication Information Assurance Engine Control Avionics Electronic Actuation Bus and Payload Electronics	Wireless Backhaul Base Station Routing and Switching Networking Access and CPE Wireless Terminal	Hyperscale and Enterprise Servers Storage Systems Rack Disaggregation NVM Solutions Security	Industrial Control Medical Devices Energy Automotive SEMI Cap Equipment Machine to Machine				
Launch Systems	Fiber Optic Backhaul						
Image: Communications Raytheon Image: Cisco							
	ZTE SAMSUNG	Google	🚱 ST. JUDE MEDICAL				
		Døll IBM					
Based on FQ4 2016 revenue							

🍋 Microsemi.

Based on FQ4 2016 revenue © 2016 Microsemi Corporation.

Persistent Memory (PM)









Low Latency

Memory Semantics

Storage Features

Throughput easy; latency hard





Throughput is easy



Latency is hard

Throughput is an engineering problem; latency is a physics problem!

Where Are We?





What is Needed?





What is Needed?







Where does PM sit?

(Answer - anywhere it wants to)





Slide adapted from Paul Grun

Where does PM sit?

(Answer – anywhere it wants to)





PM Form Factors





NVDIMM-N



NVDIMM-P



Not-NAND NVMe



NVMe Latency





NVMe is fast but not PM fast (nor byte addressable, nor coherent).

NVMe QoS is pretty good in the system we tested.

Device	Average	P99
/dev/nullb0	3.9us	5.3us
/dev/pmem0	3.3 l us	6.2us
/dev/nvme0n l	l 2us	18.5us



Form-Factor	Media	Latency	Memory Semantics	Storage Features
NVDIMM-N	DRAM/ MRAM	!!	٣	<u>@</u>
NVDIMM-P	NAND/ PM	00	<u>••</u>	<u>••</u>
Non-NAND NVMe	DRAM/ PM	<u>••</u>	<u>••</u>	
NAND NVMe	NAND	<u>••</u>	<u>@</u>	•••

Form factors impact features (No DMA engines on a DIMM!)

NVDIMM-PCIe





NVDIMM-PCIe aka IOPMEM and P2P



e.g. PM over Fabrics $\overline{\mathcal{P}}$ or NVMe-oF write CPU cache! PCle Switch

- RDMA NIC can push data direct to one NVMe w/CMBs. This SSD works as a write-back cache.
- Data is then lazily copied out of the NVMe SSD w/CMB onto standard NVMe SSDs.
- Avoids the need for all SSDs to be CMB enabled (cost reduction).

See SDC2016 Paper for details!

Coherency



Coherency War what's it good for? Absolutely nothing. Loads¹. Say it again. ~ Borrowed from Edwin Starr ~ ¹.Virtual addressing, simple (no) driver, shared memory across CPUs and IO devices, no DMA setup, no get_user_pages()mappings etc...







Call to Arms





Lots to do – Sisyphean?



Very Excited!





64 bits ~ 18 EB

180ZB¹ ~ 73 bits

¹ IDC estimate of new data in 2025