default search action
INA-OCMC@HiPEAC 2011: Heraklion, Crete, Greece
- José Flich, Davide Bertozzi, Tor Skeie, Daniele Ludovici:
Proceedings of the Fifth International Workshop on Interconnection Network Architecture - On-Chip, Multi-Chip, INA-OCMC '11, Heraklion, Greece, January 23, 2011. ACM 2011, ISBN 978-1-4503-0272-2 - Luca P. Carloni:
Emerging silicon photonics technologies for multi-core platform architectures. 1 - Khaldon Hassan, Frédéric Pétrot, Riccardo Locatelli, Marcello Coppola:
EEEP: an extreme end to end flow control protocol for SDRAM access through networks on chip. 3-6 - Radu Andrei Stefan, Kees Goossens:
An improved algorithm for slot selection in the Æthereal network-on-chip. 7-10 - Frank Olaf Sem-Jacobsen, Samuel Rodrigo, Tor Skeie:
iFDOR: dynamic rerouting on-chip. 11-14 - Thomas Canhao Xu, Pasi Liljeberg, Hannu Tenhunen:
Process scheduling for future multicore processors. 15-18 - Giorgos Dimitrakopoulos, Kostas Galanopoulos:
Switch allocator for bufferless network-on-chip routers. 19-22 - J. Camacho, José Flich, José Duato, Hans Eberle, Wladek Olesinski:
A power-efficient network on-chip topology. 23-26 - Daniele Ludovici, Alessandro Strano, Georgi Nedeltchev Gaydadjiev, Davide Bertozzi:
Mesochronous NoC technology for power-efficient GALS MPSoCs. 27-30 - Alberto Parini, Luca Ramini, Gaetano Bellanca, Davide Bertozzi:
Abstract modelling of switching elements for optical networks-on-chip with technology platform awareness. 31-34
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.