default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID9th SLIP 2007: Austin, Texas, USA
- Andrew A. Kennings, Ion I. Mandoiu:
The Ninth International Workshop on System-Level Interconnect Prediction (SLIP 2007), Austin, Texas, USA, March 17-18, 2007, Proceedings. ACM 2007, ISBN 978-1-59593-622-6
Wire-length and layout sensitivity prediction
- Shuhei Amakawa
, Takumi Uezono, Takashi Sato, Kenichi Okada, Kazuya Masu:
Adaptable wire-length distribution with tunable occupation probability. 1-8 - Payman Zarkesh-Ha, Ken Doniger:
Stochastic interconnect layout sensitivity model. 9-14
Congestion estimation
- Taraneh Taghavi, Foad Dabiri, Ani Nahapetian, Majid Sarrafzadeh:
Tutorial on congestion prediction. 15-24 - Yaoguang Wei, Sheqin Dong, Xianlong Hong, Yuchun Ma:
An accurate and efficient probabilistic congestion estimation model in x architecture. 25-32 - David Yeager, Darius Chiu, Guy G. Lemieux:
Congestion estimation and localization in FPGAS: a visual tool for interconnect prediction. 33-40
Process variation
- Alexander V. Mitev, Michael M. Marefat, Dongsheng Ma, Janet Meiling Wang:
Principle hessian direction based parameter reduction for interconnect networks with process variation. 41-46 - I-Jye Lin, Tsui-Yee Ling, Yao-Wen Chang:
Statistical circuit optimization considering device andinterconnect process variations. 47-54
Advanced interconnect architectures
- Avinoam Kolodny:
Networks on chips: keeping up with Rent's rule and Moore's law. 55-56 - Ilhan Hatirnaz, Stéphane Badel, Nuria Pazos, Yusuf Leblebici, Srinivasan Murali, David Atienza, Giovanni De Micheli:
Early wire characterization for predictable network-on-chip global interconnects. 57-64 - Wim Heirman, Joni Dambre, Jan Van Campenhout:
Synthetic traffic generation as a tool for dynamic interconnect evaluation. 65-72
Interconnect technology evaluation
- Mary Yvonne Lanzerotti, Giovanni Fiorenza, Rick A. Rand:
Impact of interconnect length changes on effective materials properties (dielectric constant). 73-80 - Hoyeol Cho, Kyung-Hoae Koo, Pawan Kapur, Krishna Saraswat:
Modeling of the performance of carbon nanotube bundle, cu/low-k and optical on-chip global interconnects. 81-88
Physical synthesis and on-chip delay optimization
- Charles J. Alpert, Shrirang K. Karandikar, Zhuo Li, Gi-Joon Nam, Stephen T. Quay, Haoxing Ren, Cliff C. N. Sze, Paul G. Villarrubia, Mehmet Can Yildiz:
The nuts and bolts of physical synthesis. 89-94 - Yu Hu, King Ho Tam, Tong Jing, Lei He:
Fast dual-vdd buffering based on interconnect prediction and sampling. 95-102 - Nallamothu Satyanarayana, Madhu Mutyam, A. Vinaya Babu:
Exploiting on-chip data behavior for delay minimization. 103-110
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-05 20:47 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
