"A 16-pixel parallel architecture with block-level/mode-level co-reordering ..."

Huailu Ren et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2012.6165065

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/RenFCZ12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/RenFCZ12
Huailu Ren, Yibo Fan, Xinhua Chen, Xiaoyang Zeng:
A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k×2k H.264/AVC video encoder. ASP-DAC 2012: 801-806

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.