"Power minization in LUT-based FPGA technology mapping."

Zhi-Hong Wang et al. (2001)

> Home

Details and statistics

DOI: 10.1145/370155.370569

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/WangLLW01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WangLLW01
Zhi-Hong Wang, En-Cheng Liu, Jianbang Lai, Ting-Chi Wang:
Power minization in LUT-based FPGA technology mapping. ASP-DAC 2001: 635-640

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.