"WB-trees: a meshed tree representation for FinFET analog layout designs."

Yu-Sheng Lu, Yu-Hsuan Chang, Yao-Wen Chang (2018)

> Home

Details and statistics

DOI: 10.1145/3195970.3196137

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-21

- view
  authority control:
- export record
  dblp key:
  - conf/dac/LuCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LuCC18
Yu-Sheng Lu, Yu-Hsuan Chang, Yao-Wen Chang:
WB-trees: a meshed tree representation for FinFET analog layout designs. DAC 2018: 9:1-9:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.