"Timing-Driven Placement for FPGAs with Heterogeneous Architectures and ..."

Zhifeng Lin et al. (2021)

> Home

Details and statistics

DOI: 10.23919/DATE51398.2021.9474054

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/LinXQCWYC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LinXQCWYC21
Zhifeng Lin, Yanyue Xie, Gang Qian, Jianli Chen, Sifei Wang, Jun Yu, Yao-Wen Chang:
Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints. DATE 2021: 1564-1569

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.