"A low power VLSI architecture of SOVA-based turbo-code decoder using ..."

Yan Wang, Chi-Ying Tsui, Roger S. Cheng (2000)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2000.857085

access: closed

type: Conference or Workshop Paper

metadata version: 2017-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WangTC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangTC00
Yan Wang, Chi-Ying Tsui, Roger S. Cheng:
A low power VLSI architecture of SOVA-based turbo-code decoder using scarce state transition scheme. ISCAS 2000: 283-286

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.