"Design and Analysis of Low Power and High Speed FinFET based Hybrid Full ..."

E. Ramkumar et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ISES50453.2020.00069

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/RamkumarGRPB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/RamkumarGRPB20
E. Ramkumar, D. Gracin, P. Rajkamal, Bhuvana B. P., V. S. Kanchana Bhaaskaran:
Design and Analysis of Low Power and High Speed FinFET based Hybrid Full Adder/Subtractor Circuit (FHAS). iSES 2020: 281-284

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.