"A 7nm 2.1GHz Dual-Port SRAM with WL-RC Optimization and ..."

Hidehiro Fujiwara et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2019.8662415

access: closed

type: Conference or Workshop Paper

metadata version: 2019-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/FujiwaraLPLHLLC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/FujiwaraLPLHLLC19
Hidehiro Fujiwara, Chih-Yu Lin, Hsien-Yu Pan, Cheng-Han Lin, Po-Yi Huang, Kao-Cheng Lin, Jhon-Jhy Liaw, Yen-Huei Chen, Hung-Jen Liao, Jonathan Chang:
A 7nm 2.1GHz Dual-Port SRAM with WL-RC Optimization and Dummy-Read-Recovery Circuitry to Mitigate Read- Disturb-Write Issue. ISSCC 2019: 390-392

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.