"Architectural considerations for FPGA acceleration of machine learning ..."

Katayoun Neshatpour et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3229631.3229639

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/samos/NeshatpourMSGRH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/samos/NeshatpourMSGRH18
Katayoun Neshatpour, Hosein Mohammadi Makrani, Avesta Sasan, Hassan Ghasemzadeh, Setareh Rafatirad, Houman Homayoun:
Architectural considerations for FPGA acceleration of machine learning applications in MapReduce. SAMOS 2018: 89-96

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.