"A Hybrid Dual-Path Step-Down Converter with 96.2% Peak Efficiency Using a ..."

Yeunhee Huh et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502284

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/HuhSHWJCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/HuhSHWJCC18
Yeunhee Huh, Se-Un Shin, Sung-Wan Hong, Young-Jin Woo, Yong-Min Ju, Sung-Won Choi, Gyu-Hyeong Cho:
A Hybrid Dual-Path Step-Down Converter with 96.2% Peak Efficiency Using a $250\text{m}$ μ Large-DCR Inductor. VLSI Circuits 2018: 225-226

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.