"A 2.3 GHz 2.8 mW Sampling ΔΣ PLL Achieving -110 dBc/Hz In-Band ..."

Hanyang Su et al. (2021)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3098037

access: closed

type: Journal Article

metadata version: 2021-12-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SuTBH21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SuTBH21
Hanyang Su, Jingcheng Tao, Siegfred D. Balon, Chun-Huat Heng:
A 2.3 GHz 2.8 mW Sampling ΔΣ PLL Achieving -110 dBc/Hz In-Band Phase Noise and 500 MHz FMCW Chirp. IEEE J. Solid State Circuits 56(11): 3458-3469 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.