"TSE: Two-Step Elimination for MLC STT-RAM Last-Level Cache."

Jen-Wei Hsieh et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TC.2020.3014361

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tc/HsiehLLC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/HsiehLLC21
Jen-Wei Hsieh, Yi-Yu Liu, Hung-Tse Lee, Tai Chang:
TSE: Two-Step Elimination for MLC STT-RAM Last-Level Cache. IEEE Trans. Computers 70(9): 1498-1510 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.