"Automatic Verification of Arithmetic Circuits in RTL Using Stepwise ..."

Shobha Vasudevan et al. (2007)

> Home

Details and statistics

DOI: 10.1109/TC.2007.1073

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  authority control:
- export record
  dblp key:
  - journals/tc/VasudevanVSA07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/VasudevanVSA07
Shobha Vasudevan, Vinod Viswanath, Robert W. Sumners, Jacob A. Abraham:
Automatic Verification of Arithmetic Circuits in RTL Using Stepwise Refinement of Term Rewriting Systems. IEEE Trans. Computers 56(10): 1401-1414 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.