"Logic Synthesis for VLSI-Based Combined Finite State Machines - Synthesis ..."

Alexander Barkalov et al. (2022)

> Home

Details and statistics

DOI: 10.1007/978-3-031-16027-1

access: closed

type: Book or Thesis

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - series/lnee/BarkalovTMMK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/lnee/BarkalovTMMK22
Alexander Barkalov, Larysa Titarenko, Kamil Mielcarek, Malgorzata Mazurkiewicz, Elzbieta Kawecka:
Logic Synthesis for VLSI-Based Combined Finite State Machines - Synthesis Targeting ASICs, CPLDs and FPGAs. Lecture Notes in Electrical Engineering 922, Springer 2022, ISBN 978-3-031-16026-4, pp. 1-286

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.