default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVinod Kathail
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2020
[c14]Vinod Kathail:
Xilinx Vitis Unified Software Platform. FPGA 2020: 173-174
2010 – 2019
- 2016
- [j8]Sagheer Ahmad, Vamsi Boppana, Ilya Ganusov, Vinod Kathail, Vidya Rajagopalan, Ralph Wittig:
A 16-nm Multiprocessing System-on-Chip Field-Programmable Gate Array Platform. IEEE Micro 36(2): 48-62 (2016) - [c13]Vinod Kathail, James Hwang, Welson Sun, Yogesh Chobe, Tom Shui, Jorge Carrillo:
SDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC. FPGA 2016: 4 - 2015
- [c12]Vamsi Boppana, Sagheer Ahmad, Ilya Ganusov, Vinod Kathail, Vidya Rajagopalan, Ralph Wittig:
UltraScale+ MPSoC and FPGA families. Hot Chips Symposium 2015: 1-37 - 2010
- [c11]Kees A. Vissers, Devada Varma, Vinod Kathail, Jeff Bier, Don MacMillen, Joseph R. Cavallaro:
Programming high performance signal processing systems in high level languages. FPGA 2010: 145 - [e1]Vinod Kathail, Reid Tatge, Rajeev Barua:
Proceedings of the 2010 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2010, Scottsdale, AZ, USA, October 24-29, 2010. ACM 2010, ISBN 978-1-60558-903-9 [contents]
2000 – 2009
- 2008
- [c10]Vinod Kathail, Tom Miller:
Architecture Exploration for Low Power Design. VLSI Design 2008: 10-11 - 2007
- [c9]Vinod Kathail, Shail Aditya, Craig Gleason, Nagesh Chatekar:
Tutorial T8A: Automated Application Engine Synthesis from C Algorithms. VLSI Design 2007: 12 - 2002
- [j7]Vinod Kathail, Shail Aditya, Robert Schreiber, B. Ramakrishna Rau, Darren C. Cronquist, Mukund Sivaraman:
PICO: Automatically Designing Custom Computers. Computer 35(9): 39-47 (2002) - [j6]Robert Schreiber, Shail Aditya, Scott A. Mahlke, Vinod Kathail, B. Ramakrishna Rau, Darren C. Cronquist, Mukund Sivaraman:
PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators. J. VLSI Signal Process. 31(2): 127-142 (2002) - 2001
- [j5]Vinod Kathail, Michael S. Schlansker, B. Ramakrishna Rau:
Compiling for EPIC architectures. Proc. IEEE 89(11): 1676-1693 (2001) - 2000
- [c8]Robert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott A. Mahlke, Santosh G. Abraham, Greg Snider:
High-Level Synthesis of Nonprogrammable Hardware Accelerators. ASAP 2000: 113-
1990 – 1999
- 1999
- [j4]B. Ramakrishna Rau, Vinod Kathail, Shail Aditya:
Machine-Description Driven Compilers for EPIC and VLIW Processors. Des. Autom. Embed. Syst. 4(2-3): 71-118 (1999) - [c7]Shail Aditya, B. Ramakrishna Rau, Vinod Kathail:
Automatic Architectural Synthesis of VLIW and EPIC Processors. ISSS 1999: 107-113 - [c6]Hansoo Kim, Kanchi Gopinath, Vinod Kathail:
Register allocation in hyper-block for EPIC processors. PARCO 1999: 550-557 - [c5]Hansoo Kim, Vinod Kathail, Kanchi Gopinath, Bhagirath Narahari:
Fine Grained Register Allocation for EPIC Processors With Predication. PDPTA 1999: 2760-2766 - 1998
- [j3]Santosh G. Abraham, Vinod Kathail, Brian L. Deitrich:
Meld Scheduling: A Technique for Relaxing Scheduling Constraints. Int. J. Parallel Program. 26(4): 349-381 (1998) - 1997
- [j2]Michael S. Schlansker, Vinod Kathail:
Techniques for critical path reduction of scalar programs. Int. J. Parallel Program. 25(3): 147-181 (1997) - 1996
- [j1]Michael S. Schlansker, Vinod Kathail, Sadun Anik:
Parallelization of Control Recurrences for ILP Processors. Int. J. Parallel Program. 24(1): 65-102 (1996) - [c4]Santosh G. Abraham, Vinod Kathail, Brian L. Deitrich:
Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries. MICRO 1996: 308-321 - 1995
- [c3]Michael S. Schlansker, Vinod Kathail:
Critical path reduction for scalar programs. MICRO 1995: 57-69 - 1994
- [c2]Michael S. Schlansker, Vinod Kathail, Sadun Anik:
Height reduction of control recurrences for ILP processors. MICRO 1994: 40-51 - 1993
- [c1]Michael S. Schlansker, Vinod Kathail:
Acceleration of First and Higher Order Recurrences on Processors with Instruction Level Parallelism. LCPC 1993: 406-429 - 1990
- [b1]Vinod Kathail:
Optimal interpreters for lambda-calculus based functional languages. Massachusetts Institute of Technology, Cambridge, MA, USA, 1990
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:56 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
