"Accelerator Design using 3D Stacked Capacitorless DRAM for Large Language ..."

Janak Sharda, Po-Kai Hsu, Shimeng Yu (2024)

> Home

Details and statistics

DOI: 10.1109/AICAS59952.2024.10595901

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aicas/ShardaHY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aicas/ShardaHY24
Janak Sharda, Po-Kai Hsu, Shimeng Yu:
Accelerator Design using 3D Stacked Capacitorless DRAM for Large Language Models. AICAS 2024: 487-491

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.