"Live demonstration: A 128-channel spike sorting processor featuring 0.175 ..."

Seyed Mohammad Ali Zeinolabedin et al. (2016)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2016.7804030

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/ZeinolabedinDJS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ZeinolabedinDJS16
Seyed Mohammad Ali Zeinolabedin, Anh-Tuan Do, Dongsuk Jeon, Dennis Sylvester, Tony Tae-Hyoung Kim:
Live demonstration: A 128-channel spike sorting processor featuring 0.175 μW and 0.0033 mm² per Channel in 65-nm CMOS. APCCAS 2016: 734-735

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.