"A 68.36 dB 12 bit 100MS/s SAR ADC with a low-noise comparator in 14-nm ..."

Yan Zheng et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ASICON52560.2021.9620375

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/ZhengL0R21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/ZhengL0R21
Yan Zheng, Jingchao Lan, Fan Ye, Junyan Ren:
A 68.36 dB 12 bit 100MS/s SAR ADC with a low-noise comparator in 14-nm CMOS FinFet. ASICON 2021: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.