"A 1.5GHz 0.2psRMS jitter 1.5mW divider-less FBAR ADPLL in 65nm ..."

Julie R. Hu, Richard C. Ruby, Brian P. Otis (2012)

> Home

Details and statistics

DOI: 10.1109/CICC.2012.6330565

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/HuRO12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/HuRO12
Julie R. Hu, Richard C. Ruby, Brian P. Otis:
A 1.5GHz 0.2ps_RMS jitter 1.5mW divider-less FBAR ADPLL in 65nm CMOS. CICC 2012: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.