"A unified discrete gate sizing/cell library optimization method for design ..."

Kerry S. Lowe, P. Glenn Gulak (1994)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2015-11-11

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/eurodac/LoweG94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/LoweG94
Kerry S. Lowe, P. Glenn Gulak:
A unified discrete gate sizing/cell library optimization method for design and analysis of delay minimized CMOS and BiCMOS circuits. EURO-DAC 1994: 42-47

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.