"Deadline-Aware Joint Optimization of Sleep Transistor and Supply Voltage ..."

Huimei Cheng et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3060403.3060424

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ChengLDNW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ChengLDNW17
Huimei Cheng, Ji Li, Jeffrey T. Draper, Shahin Nazarian, Yanzhi Wang:
Deadline-Aware Joint Optimization of Sleep Transistor and Supply Voltage for FinFET Based Embedded Systems. ACM Great Lakes Symposium on VLSI 2017: 427-430

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.