"Signal integrity optimization on the pad assignment for high-speed VLSI ..."

Kai-Yuan Chao, D. F. Wong (1995)

> Home

Details and statistics

DOI: 10.1109/ICCAD.1995.480253

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChaoW95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChaoW95
Kai-Yuan Chao, D. F. Wong:
Signal integrity optimization on the pad assignment for high-speed VLSI design. ICCAD 1995: 720-725

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.