"QRL: A High Performance Quadruple-Rail Logic for Resisting DPA on FPGA ..."

Chenyang Tu et al. (2015)

> Home

Details and statistics

DOI: 10.1007/978-3-319-29814-6_15

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icics/TuZGLML15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icics/TuZGLML15
Chenyang Tu, Jian Zhou, Neng Gao, Zeyi Liu, Yuan Ma, Zongbin Liu:
QRL: A High Performance Quadruple-Rail Logic for Resisting DPA on FPGA Implementations. ICICS 2015: 184-198

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.