"A 6T SRAM cell based pipelined 2R/1W memory design using 28nm UTBB-FDSOI."

Ramandeep Kaur, Alexander Fell, Harsh Rawat (2015)

> Home

Details and statistics

DOI: 10.1109/SOCC.2015.7406973

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/KaurFR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/KaurFR15
Ramandeep Kaur, Alexander Fell, Harsh Rawat:
A 6T SRAM cell based pipelined 2R/1W memory design using 28nm UTBB-FDSOI. SoCC 2015: 310-315

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.