"Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs."

Reum Oh et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2014.6858367

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/OhLSBCSLCKJC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/OhLSBCSLCKJC14
Reum Oh, Byunghyun Lee, Sang-Woong Shin, Wonil Bae, Hundai Choi, Indal Song, Yun-Sang Lee, Jung-Hwan Choi, Chi-Wook Kim, Seong-Jin Jang, Joo-Sun Choi:
Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs. VLSIC 2014: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.