"1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b ..."

Takashi Ohsawa et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2012.6243782

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/OhsawaKMHTIHOE12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/OhsawaKMHTIHOE12
Takashi Ohsawa, Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Keiichi Tokutome, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh:
1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times. VLSIC 2012: 46-47

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.