"Implementing a 1GHz Four-Issue Out-of-Order Execution Microprocessor in a ..."

Weiwu Hu et al. (2007)

> Home

Details and statistics

DOI: 10.1007/S11390-007-9000-3

access: closed

type: Journal Article

metadata version: 2017-05-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/HuZZYGW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/HuZZYGW07
Weiwu Hu, Ji-Ye Zhao, Shi-Qiang Zhong, Xu Yang, Elio Guidetti, Chris Wu:
Implementing a 1GHz Four-Issue Out-of-Order Execution Microprocessor in a Standard Cell ASIC Methodology. J. Comput. Sci. Technol. 22(1): 1-14 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.