"On-line Power Optimization of Data Flow Multi-Core Architecture Based on ..."

Pascal Vivet et al. (2011)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2011.1135

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/VivetBLZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/VivetBLZ11
Pascal Vivet, Edith Beigné, Hugo Lebreton, Nacer-Eddine Zergainoh:
On-line Power Optimization of Data Flow Multi-Core Architecture Based on Vdd-Hopping for Local Dynamic Voltage and Frequency Scaling. J. Low Power Electron. 7(2): 265-273 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.