"Compiling gate RC models into a top level simulation model for ..."

Zainalabedin Navabi (1991)

> Home

Details and statistics

DOI: 10.1016/0141-9331(91)90110-2

access: closed

type: Journal Article

metadata version: 2021-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/Navabi91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/Navabi91
Zainalabedin Navabi:
Compiling gate RC models into a top level simulation model for rough timing analysis of VLSI circuits. Microprocess. Microsystems 15(6): 313-320 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.