"A novel implementation of combined systolic and folded architectures for ..."

Gomathi Swaminathan et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2020.103018

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/SwaminathanMSM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/SwaminathanMSM20
Gomathi Swaminathan, G. Murugesan, S. Sasikala, L. Murali:
A novel implementation of combined systolic and folded architectures for adaptive filters in FPGA. Microprocess. Microsystems 74: 103018 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.