"Evaluation of the maximum number of switching gates for CMOS circuits."

Hiroaki Ueda, Kozo Kinoshita (1995)

> Home

Details and statistics

DOI: 10.1002/SCJ.4690261402

access: closed

type: Journal Article

metadata version: 2023-09-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/scjapan/UedaK95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/scjapan/UedaK95
Hiroaki Ueda, Kozo Kinoshita:
Evaluation of the maximum number of switching gates for CMOS circuits. Syst. Comput. Jpn. 26(14): 15-25 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.