"Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and ..."

Partha De, Chittaranjan Mandal, Udaya Parampalli (2019)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2019.2896377

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/DeMP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/DeMP19
Partha De, Chittaranjan Mandal, Udaya Parampalli:
Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks. IEEE Trans. Very Large Scale Integr. Syst. 27(5): 1080-1092 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.