default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDNVMSA 2015: Hong Kong, China
- IEEE Non-Volatile Memory System and Applications Symposium, NVMSA 2015, Hong Kong, China, August 19-21, 2015. IEEE 2015, ISBN 978-1-4673-6688-5
- Ye-Jyun Lin, Chia-Lin Yang
, Hsiang-Pang Li, Cheng-Yuan Michael Wang:
A buffer cache architecture for smartphones with hybrid DRAM/PCM memory. 1-6 - Jan Lindström, Dhananjoy Das, Torben Mathiasen, Dulcardo Arteaga, Nisha Talagala:
NVM aware MariaDB database system. 1-6 - Chelsea Mafrica, John Johnson, Santiago Bock, Thao N. Pham, Bruce R. Childers, Panos K. Chrysanthis, Alexandros Labrinidis:
Stream query processing on emerging memory architectures. 1-6 - Byunghei Jun, Dongkun Shin:
Workload-aware budget compensation scheduling for NVMe solid state drives. 1-6 - Ming-Chang Yang, Yuan-Hao Chang, Yu-Cheng Chang, Po-Chun Huang:
Logical data packing for multi-chip flash-memory storage systems. 1-6 - Yongpan Liu, Fang Su, Zhibo Wang, Huazhong Yang:
Design exploration of inrush current aware controller for nonvolatile processor. 1-6 - Edwin Hsing-Mean Sha, Xianzhang Chen, Qingfeng Zhuge, Liang Shi, Weiwen Jiang:
Designing an efficient persistent in-memory file system. 1-6 - Huizhang Luo, Liang Shi, Mengying Zhao, Qingfeng Zhuge, Chun Jason Xue:
Improving MLC PCM write throughput by write reconstruction. 1-6 - Haiyu Mao, Chao Zhang, Guangyu Sun, Jiwu Shu:
Exploring data placement in racetrack memory based scratchpad memory. 1-5 - Xianlu Luo, Duo Liu, Liang Liang, Yang Li, Kan Zhong, Linbo Long:
MobiLock: an energy-aware encryption mechanism for NVRAM-based mobile devices. 1-6 - Santiago Bock, Bruce R. Childers, Rami G. Melhem, Daniel Mossé:
HMMSim: a simulator for hardware-software co-design of hybrid main memory. 1-6 - Jaeyong Jeong, Youngsun Song, Jihong Kim:
Flashdefibrillator: a data recovery technique for retention failures in NAND flash memory. 1-6 - Chundong Wang, Qingsong Wei, Mingdi Xue, Jun Yang, Cheng Chen:
Data-centric garbage collection for NAND flash devices. 1-6 - Zheng Li, Shuangwu Zhang, Jingning Liu, Wei Tong, Yu Hua, Dan Feng, Chenye Yu:
A software-defined fusion storage system for PCM and NAND flash. 1-6 - Xiaojun Cai, Lei Ju, Xin Li, Zhiyong Zhang, Zhiping Jia:
Energy efficient task allocation for hybrid main memory architecture. 1-6 - Raf Appeltans, Stefan Cosemans, Praveen Raghavan, Diederik Verkest, Liesbet Van der Perre, Wim Dehaene:
STT-MRAM cell design with partial source line planes: improving the trade-off between area and series resistance. 1-6 - Yi Ran, Wang Kang, Youguang Zhang, Jacques-Olivier Klein, Weisheng Zhao:
Read disturbance issue for nanoscale STT-MRAM. 1-6 - Shuangchen Li, Ping Chi, Jishen Zhao, Kwang-Ting Cheng, Yuan Xie:
Leveraging nonvolatility for architecture design with emerging NVM. 1-5 - Yuhan Lin, Nan Guan, Qingxu Deng:
Allocation and scheduling of real-time tasks with volatile/non-volatile hybrid memory systems. 1-6 - Linbo Long, Duo Liu, Liang Liang, Kan Zhong, Xiao Zhu, Edwin Hsing-Mean Sha:
Mixer: software enabled wear leveling for morphable PCM in embedded systems. 1-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-19 20:52 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
