default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID10th PADS 1996: Philadelphia, PA, USA
- Wayne M. Loucks, Bruno R. Preiss:
Proceedings of the Tenth Workshop on Parallel and Distributed Simulation, PADS '96, Philadelphia, PA, USA, May 22-24, 1996. IEEE Computer Society 1996, ISBN 0-8186-7539-X - Linda F. Wilson, David M. Nicol:
Experiments in Automated Load Balancing. 4-11 - Christopher D. Carothers, Richard Fujimoto:
Background Execution of Time Warp Programs. 12-19 - Hervé Avril, Carl Tropper:
The Dynamic Load Balancing of Clustered Time Warp for Logic Simulation. 20-27 - John G. Cleary, Jya-Jang Tsai:
Conservative Parallel Simulation of ATM Networks. 30-38 - Krishnan Kumaran, Boris D. Lubachevsky, Anwar Elwalid:
Massively Parallel Simulations of ATM Systems. 39-46 - Rajive L. Bagrodia, Yuan Chen, Mario Gerla, Bruce Kwan, Jay Martin, Prasasth Palnati, Simon Walton:
Parallel Simulation of a High-Speed Wormhole Routing Network. 47-56 - Richard Fujimoto, Richard M. Weatherly:
Time Management in the DoD High Level Architecture. 60-67 - Robert Rönngren, Michael Liljenstam, Rassul Ayani, Johan Montagnat:
Transparent Incremental State Saving in Time Warp Parallel Discrete Event Simulation. 70-77 - Darrin West, Kiran S. Panesar:
Automatic Incremental State Saving. 78-85 - Ulana Legedza, William E. Weihl:
Reducing Synchronization Overhead in Parallel Simulation. 86-95 - Hong K. Kim, Jack S. N. Jean:
Concurrency Preserving Rartitioning (CPP) for Parallel Logic Simulation. 98-105 - Klaus Hering, Reiner Haupt, Thomas Villmann:
Hierarchical Strategy of Model Partitioning for VLSI-Design Using an Improved Mixture of Experts Approach. 106-113 - Paul Wonnacott, David Bruce:
The APOSTLE Simulation Language: Granularity Control and Performance Data. 114-123 - Jörg Keller, Thomas Rauber, Bernd Rederlechner:
Conservative Circuit Simulation on Shared-Memory Multiprocessors. 126-134 - Venkatram Krishnaswamy, Prithviraj Banerjee:
Actor Based Parallel VHDL Simulation Using Time Warp. 135-142 - Sashikanth Chandrasekaran, Mark D. Hill:
Optimistic Simulation of Parallel Architectures Using Program Executables. 143-150 - Bernard P. Zeigler, Doohwan Kim:
Design of High Level Modelling / High Performance Simulation Environments. 154-161 - Manish Gupta, Anurag Kumar, Rajeev Shorey:
Queueing Models and Stability of Message Flows in Distributed Simulators of Open Queueing Networks. 162-169 - Jeffrey S. Steinman:
Discrete-Event Simulation and the Event Horizon Part 2: Event List Management. 170-178 - Vikas Jha, Rajive L. Bagrodia:
A Performance Evaluation Methodology for Parallel Simulation Protocols. 180-185 - Samir R. Das:
Estimating the Cost of Throttled Execution in Time Warp. 186-189 - Peter A. MacKenzie, Carl Tropper:
Parallel Simulation of Billiard Balls Using Shared Variables. 190-195 - Joel F. Hurford, Thomas C. Hartrum:
Improving Conservative VHDL Simulation Performance by Reduction of Feedback. 196-201 - David M. Nicol, Philip Heidelberger:
On Extending More Parallelism to Serial Simulators. 202-205
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-11 21:35 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
