default search action

combined dblp search
author search
venue search
publication search

ask others

Chih-Sheng Hou

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2016
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/itc/HouCLLKC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/HouCLLKC16
Chih-Sheng Hou, Yong-Xiao Chen, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, Yung-Fa Chou:
A built-in self-repair scheme for DRAMs with spare rows, columns, and bits. ITC 2016: 1-7
2015
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HouL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HouL15
Chih-Sheng Hou, Jin-Fu Li:
High Repair-Efficiency BISR Scheme for RAMs by Reusing Bitmap for Bit Redundancy. IEEE Trans. Very Large Scale Integr. Syst. 23(9): 1720-1728 (2015)
2014
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/et/HouL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/HouL14
Chih-Sheng Hou, Jin-Fu Li:
Testing Disturbance Faults in Various NAND Flash Memories. J. Electron. Test. 30(6): 643-652 (2014)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HouLF14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HouLF14
Chih-Sheng Hou, Jin-Fu Li, Ting-Jun Fu:
A BIST Scheme With the Ability of Diagnostic Data Compression for RAMs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12): 2020-2024 (2014)
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/WuLYHYKCL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/WuLYHYKCL14
Kuan-Te Wu, Jin-Fu Li, Yun-Chao Yu, Chih-Sheng Hou, Chi-Chun Yang, Ding-Ming Kwai, Yung-Fa Chou, Chih-Yen Lo:
Intra-channel Reconfigurable Interface for TSV and Micro Bump Fault Tolerance in 3-D RAMs. ATS 2014: 143-148
2013
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/HouL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HouL13
Chih-Sheng Hou, Jin-Fu Li:
Testing Disturbance Faults in Various NAND Flash Memories. Asian Test Symposium 2013: 221-226
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/HouLLKCW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/HouLLKCW13
Chih-Sheng Hou, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, Yung-Fa Chou, Cheng-Wen Wu:
An FPGA-based test platform for analyzing data retention time distribution of DRAMs. VLSI-DAT 2013: 1-4
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/vts/HouL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/HouL13
Chih-Sheng Hou, Jin-Fu Li:
Allocation of RAM built-in self-repair circuits for SOC dies of 3D ICs. VTS 2013: 1-6
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vts/YouHCLLKCW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/YouHCLLKCW13
Yun-Chao You, Chih-Sheng Hou, Li-Jung Chang, Jin-Fu Li, Chih-Yen Lo, Ding-Ming Kwai, Yung-Fa Chou, Cheng-Wen Wu:
A hybrid ECC and redundancy technique for reducing refresh power of DRAMs. VTS 2013: 1-6
2012
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/ets/HouL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ets/HouL12
Chih-Sheng Hou, Jin-Fu Li:
Disturbance fault testing on various NAND flash memories. ETS 2012: 1
2011
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HouLT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HouLT11
Chih-Sheng Hou, Jin-Fu Li, Tsu-Wei Tseng:
Memory Built-in Self-Repair Planning Framework for RAMs in SoCs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(11): 1731-1743 (2011)
2010
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/dt/TsengLH10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/TsengLH10
Tsu-Wei Tseng, Jin-Fu Li, Chih-Sheng Hou:
A Built-in Method to Repair SoC RAMs in Parallel. IEEE Des. Test Comput. 27(6): 46-57 (2010)
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LiTH10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LiTH10
Jin-Fu Li, Tsu-Wei Tseng, Chih-Sheng Hou:
Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults. IEEE Trans. Very Large Scale Integr. Syst. 18(9): 1361-1366 (2010)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/delta/HouLC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/delta/HouLC10
Chih-Sheng Hou, Jin-Fu Li, Che-Wei Chou:
Test and Repair Scheduling for Built-In Self-Repair RAMs in SOCs. DELTA 2010: 3-7
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vts/TsengHL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/TsengHL10
Tsu-Wei Tseng, Chih-Sheng Hou, Jin-Fu Li:
Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost. VTS 2010: 21-26

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.