"Circuit design challenges at the 14nm technology node."

James D. Warnock (2011)

> Home

Details and statistics

DOI: 10.1145/2024724.2024833

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/Warnock11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Warnock11
James D. Warnock:
Circuit design challenges at the 14nm technology node. DAC 2011: 464-467

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.