"Terascale chip multiprocessor memory hierarchy and programming model."

Shoumeng Yan et al. (2009)

> Home

Details and statistics

DOI: 10.1109/HIPC.2009.5433215

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/hipc/YanZGCLZCRS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hipc/YanZGCLZCRS09
Shoumeng Yan, Xiaocheng Zhou, Ying Gao, Hu Chen, Sai Luo, Peinan Zhang, Naveen Cherukuri, Ronny Ronen, Bratin Saha:
Terascale chip multiprocessor memory hierarchy and programming model. HiPC 2009: 150-159

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.