"A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time ΔΣ ADC in ..."

Guowen Wei et al. (2015)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2015.7231295

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/WeiSSYK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/WeiSSYK15
Guowen Wei, Pradeep Shettigar, Feng Su, Xinyu Yu, Tom Kwan:
A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time ΔΣ ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer. VLSIC 2015: 292-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.