"Fault Modeling and Simulation of Power Supply Voltage Transients in ..."

D. Barros Júnior et al. (2005)

> Home

Details and statistics

DOI: 10.1007/S10836-005-0972-Z

access: closed

type: Journal Article

metadata version: 2022-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/JuniorRSTVT05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/JuniorRSTVT05
D. Barros Júnior, Marcial Jesús Rodríguez-Irago, Marcelino B. Santos, Isabel C. Teixeira, Fabian Vargas, João Paulo Teixeira:
Fault Modeling and Simulation of Power Supply Voltage Transients in Digital Systems on a Chip. J. Electron. Test. 21(4): 349-363 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.