"Power Optimization of an 11.75-Gb/s Combined Decision Feedback Equalizer ..."

Lijun Li, Michael M. Green (2011)

> Home

Details and statistics

DOI: 10.1109/TCSI.2010.2072190

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LiG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LiG11
Lijun Li, Michael M. Green:
Power Optimization of an 11.75-Gb/s Combined Decision Feedback Equalizer and Clock Data Recovery Circuit in 0.18-μm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(3): 441-450 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.