FPGA-Based Ordered Statistic Decoding Architecture for B5G/6G URLLC IIOT Networks | IEEE Conference Publication | IEEE Xplore