Area/spl times/delay (A/spl middot/T) efficient multiplier based on an intermediate hybrid signed-digit (HSD-1) representation | IEEE Conference Publication | IEEE Xplore