Systolic architectures for finite-state vector quantization | IEEE Conference Publication | IEEE Xplore