Design of high-speed wireline transceivers for backplane communications in 28nm CMOS | IEEE Conference Publication | IEEE Xplore