High speed efficient FPGA implementation of pipelined AES S-Box | IEEE Conference Publication | IEEE Xplore