A formal approach to verification of linear analog circuits with parameter tolerances | IEEE Conference Publication | IEEE Xplore