A VLSI design flow for secure side-channel attack resistant ICs | IEEE Conference Publication | IEEE Xplore